

100







FIG. 1A




B
G
H
L






LA 5 G. H. L

46.4



35

Diagram illustrating the relationship between variables X, Y, and Z, showing a path from X to Y to Z, with associated values 531, 533, and 532.



Bickel, Sokoloff, Taylor & Lamm, L.P.
 THE VOICE ACTIVITY DETECTOR FOR INTEGRATED
 TEXT AND VOICE COMMUNICATION
 The present invention is directed to a system
 for detecting voice activity in a communication
 system.




FIG. 6A

610	
611 MAIN OP	612 SUB OP
MULT	NOP
ADD	MIN/MAX
MIN/MAX	ADD
NOP	MULT

FIG. 6B

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	PS	S*	SX		SY	V/S	SA	DA	Sub-op	1	Pred	PL	Sst	Syt	Rnd	S*	S*	S*	0	SA	DA	abd	0	0													
da = +/- sx*sy												Nop	0	0	0																								
da = +/- (sx*sy) + sa												Add	0	0	1																								
da = +/- (sx*sa) + sy												Add	0	1	0																								
da = +/- (sx*sy) - sa												Sub	0	1	1																								
da = +/- (sx*sa) - sy												Sub	1	0	0																								
da = min(+/- sx*sy, sa)												Min	1	0	1																								
da = min(+/- sx*sa, sy)												Min	1	1	0																								
da = max(+/- sx*sy, sa)												Max	1	1	1																								

FIG. 6C

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20
1	0	0	PS	S*	SX		SY			V/S	SA	DA	0	1	0	Add			
													1	0	0	Sub			
													1	1	0	Min			

$da = +/- (mx*sa) + my$
 $da = +/- (mx*sa) - my$
 $da = \min(+/- mx*sa, my)$

FIG. 6D

20-bl USA

Control || Control
Control # Control
DSP, extensions/Shadow
DSP # DSP

20-bit parallel
20-bit serial
40-bit extended
20-bit serial

DSP instructions

19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

[illegible]

$da = \{x^2, y\}$	0	0	1	1
$da = \{x^2, y\} \cdot sa$	0	1	0	1
$da = \{x^2, sa\} \cdot y$	0	1	0	1
$da = \{x^2, y\} \cdot sa$	0	1	0	1
$da = \{x^2, sa\} \cdot y$	1	0	1	0
$da = \min(\{x^2, y, sa\})$	1	1	0	1
$da = \min(\{x^2, sa, y\})$	1	1	1	1
$da = \max(\{x^2, y, sa\})$	1	1	1	1

1	0	1	PS	rr	SX	SY	V/S	S/A	DA	Sub-DA
					$da = x + y$					0
					$da = x + y + z$					0
					$da = x + y + z + w$					0
					$da = x + y + z + w + v$					0
					$da = x + y + z + w + v + u$					0
					$da = x + y + z + w + v + u + t$					0
					$da = x + y + z + w + v + u + t + s$					0
					$da = x + y + z + w + v + u + t + s + r$					0
					$da = x + y + z + w + v + u + t + s + r + q$					0
					$da = x + y + z + w + v + u + t + s + r + q + p$					0
					$da = x + y + z + w + v + u + t + s + r + q + p + o$					0
					$da = x + y + z + w + v + u + t + s + r + q + p + o + n$					0
					$da = x + y + z + w + v + u + t + s + r + q + p + o + n + m$					0
					$da = x + y + z + w + v + u + t + s + r + q + p + o + n + m + l$					0
					$da = x + y + z + w + v + u + t + s + r + q + p + o + n + m + l + k$					0
					$da = x + y + z + w + v + u + t + s + r + q + p + o + n + m + l + k + j$					0
					$da = x + y + z + w + v + u + t + s + r + q + p + o + n + m + l + k + j + i$					0
					$da = x + y + z + w + v + u + t + s + r + q + p + o + n + m + l + k + j + i + h$					0
					$da = x + y + z + w + v + u + t + s + r + q + p + o + n + m + l + k + j + i + h + g$					0
					$da = x + y + z + w + v + u + t + s + r + q + p + o + n + m + l + k + j + i + h + g + f$					0
					$da = x + y + z + w + v + u + t + s + r + q + p + o + n + m + l + k + j + i + h + g + f + e$					0
					$da = x + y + z + w + v + u + t + s + r + q + p + o + n + m + l + k + j + i + h + g + f + e + d$					0
					$da = x + y + z + w + v + u + t + s + r + q + p + o + n + m + l + k + j + i + h + g + f + e + d + c$					0
					$da = x + y + z + w + v + u + t + s + r + q + p + o + n + m + l + k + j + i + h + g + f + e + d + c + b$					0
					$da = x + y + z + w + v + u + t + s + r + q + p + o + n + m + l + k + j + i + h + g + f + e + d + c + b + a$					0
					$da = x + y + z + w + v + u + t + s + r + q + p + o + n + m + l + k + j + i + h + g + f + e + d + c + b + a + 0$					0

1	1	0	PS	XIN	SX	SY	V/S	SA	DA	Sub-op
1	1	1	0	0	0	0	0	0	0	0

[illegible]

	Analysis								Synthesis						Sub-op	
	PS		Q		SX				SY		x		areq			
									Type							
	1	1	0	PS	Q		SX				x				1	1
	1	1	0	PS	1		SX								1	1
	1	1	1	PS	x		SX			SY	SA	OA	VIS			

Control and Specifier Extensions

10	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

[illegible]

0	Pred	PL	Sen	Syl	Li	Subject	0	SA	DA	asp	0	0
---	------	----	-----	-----	----	---------	---	----	----	-----	---	---

x_i	x_i	x_i	x_i
x	\sqrt{x}	And	Fp
U-cb	Gx	Fp	

[illegible]

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----

0	Pred	PL	Sat	Pcill	0	diag	pccu	U	U
---	------	----	-----	-------	---	------	------	---	---

Typeofsets/permutate extensions

10	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	Pred		PL	x	Type: SX		Type: SY		0	SA	DA	x	0	1	0				
0	Pred		PL	p_{12}	Permute: SX		Permute: SY		0	SA	DA	p_{12}	0	1	0				
0	Pred		PL	p_{13}	Permute: SX		Permute: SY		0	SA	DA	p_{13}	0	1	0				
0	Pred		PL	p_{14}	Permute: SX		Permute: SY		0	SA	DA	p_{14}	0	1	0				
0	Pred		PL	p_{15}	Permute: SX		Permute: SY		0	SA	DA	p_{15}	0	1	0				
0	Pred		PL	p_{16}	Permute: SX		Permute: SY		0	SA	DA	p_{16}	0	1	0				
0	Pred		PL	p_{17}	Permute: SX		Permute: SY		0	SA	DA	p_{17}	0	1	0				
0	Pred		PL	p_{18}	Permute: SX		Permute: SY		0	SA	DA	p_{18}	0	1	0				
0	Pred		PL	p_{19}	Permute: SX		Permute: SY		0	SA	DA	p_{19}	0	1	0				
0	Pred		PL	p_{20}	Permute: SX		Permute: SY		0	SA	DA	p_{20}	0	1	0				
0	Pred		PL	p_{21}	Permute: SX		Permute: SY		0	SA	DA	p_{21}	0	1	0				
0	Pred		PL	p_{22}	Permute: SX		Permute: SY		0	SA	DA	p_{22}	0	1	0				
0	Pred		PL	p_{23}	Permute: SX		Permute: SY		0	SA	DA	p_{23}	0	1	0				
0	Pred		PL	p_{24}	Permute: SX		Permute: SY		0	SA	DA	p_{24}	0	1	0				
0	Pred		PL	p_{25}	Permute: SX		Permute: SY		0	SA	DA	p_{25}	0	1	0				
0	Pred		PL	p_{26}	Permute: SX		Permute: SY		0	SA	DA	p_{26}	0	1	0				
0	Pred		PL	p_{27}	Permute: SX		Permute: SY		0	SA	DA	p_{27}	0	1	0				
0	Pred		PL	p_{28}	Permute: SX		Permute: SY		0	SA	DA	p_{28}	0	1	0				
0	Pred		PL	p_{29}	Permute: SX		Permute: SY		0	SA	DA	p_{29}	0	1	0				
0	Pred		PL	p_{30}	Permute: SX		Permute: SY		0	SA	DA	p_{30}	0	1	0				
0	Pred		PL	p_{31}	Permute: SX		Permute: SY		0	SA	DA	p_{31}	0	1	0				
0	Pred		PL	p_{32}	Permute: SX		Permute: SY		0	SA	DA	p_{32}	0	1	0				
0	Pred		PL	p_{33}	Permute: SX		Permute: SY		0	SA	DA	p_{33}	0	1	0				
0	Pred		PL	p_{34}	Permute: SX		Permute: SY		0	SA	DA	p_{34}	0	1	0				
0	Pred		PL	p_{35}	Permute: SX		Permute: SY		0	SA	DA	p_{35}	0	1	0				
0	Pred		PL	p_{36}	Permute: SX		Permute: SY		0	SA	DA	p_{36}	0	1	0				
0	Pred		PL	p_{37}	Permute: SX		Permute: SY		0	SA	DA	p_{37}	0	1	0				
0	Pred		PL	p_{38}	Permute: SX		Permute: SY		0	SA	DA	p_{38}	0	1	0				
0	Pred		PL	p_{39}	Permute: SX		Permute: SY		0	SA	DA	p_{39}	0	1	0				
0	Pred		PL	p_{40}	Permute: SX		Permute: SY		0	SA	DA	p_{40}	0	1	0				
0	Pred		PL	p_{41}	Permute: SX		Permute: SY		0	SA	DA	p_{41}	0	1	0				
0	Pred		PL	p_{42}	Permute: SX		Permute: SY		0	SA	DA	p_{42}	0	1	0				
0	Pred		PL	p_{43}	Permute: SX		Permute: SY		0	SA	DA	p_{43}	0	1	0				
0	Pred		PL	p_{44}	Permute: SX		Permute: SY		0	SA	DA	p_{44}	0	1	0				
0	Pred		PL	p_{45}	Permute: SX		Permute: SY		0	SA	DA	p_{45}	0	1	0				
0	Pred		PL	p_{46}	Permute: SX		Permute: SY		0	SA	DA	p_{46}	0	1	0				
0	Pred		PL	p_{47}	Permute: SX		Permute: SY		0	SA	DA	p_{47}	0	1	0				
0	Pred		PL	p_{48}	Permute: SX		Permute: SY		0	SA	DA	p_{48}	0	1	0				
0	Pred		PL	p_{49}	Permute: SX		Permute: SY		0	SA	DA	p_{49}	0	1	0				
0	Pred		PL	p_{50}	Permute: SX		Permute: SY		0	SA	DA	p_{50}	0	1	0				

dow DSP

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										A760		A760		SA		DA		Sub-op	

U	Uß	FL	VP	grob
---	----	----	----	------

Fig. 6




FIG. 7




FIG. 8
 (PRIOR ART)




FIG. 9
 (PRIOR ART)





FIG. 10

4444-40000000



Patent Application No. 09/088,114
Inventor: David S. Taylor
Attorney: Skoloff, Taylor & Zisman LLP
(714) 837-3800




FIG. 13




FIG. 14A

Special Notice: This document contains information that is classified as "TOP SECRET" under Executive Order 12958, Section 1.5. It is to be controlled, stored, handled, transmitted, and disposed of in accordance with the policies and procedures of the Department of Defense. It is to be released only to authorized personnel. (U.S. Govt. Printing Office: 1994)

6786-22 (v1)
 1-800-333-3333
 VxTel Voice Activity
 Detection Algorithm




FIG. 14B

FFT Processing of Input Speech for VAD




FIG. 14C

Zero Crossing Detector 1452

Input Speech $x[n]$

1450

Framer

Initialize $j=0$ 1480

1481

$j < \text{FrameLength}_h$

No

Yes

1482

$x[j] * x[j-1] > 0$

No

Yes

1483

ZeroCrossing = ZeroCrossing + 1;

1484

$\text{RMSZeroCrossing} = \alpha * \text{ZeroCrossing} + (1 - \alpha) * \text{RMSZeroCrossing}$

1485

$\text{RMSZeroCrossing} > \text{Threshold}$


No

Yes

ZC_Flag=0
Goto Next Frame

ZC_Flag=1
Goto Next Frame

FIG. 14D



Energy Discriminator




FIG. 14F




FIG. 14G

TOTAL 403660




Fig. 15

Copyright © 2004 by Intel Corporation. All rights reserved. Intel, the Intel logo, and Intel Inside are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries. Other brands and product names are trademarks of their respective owners.




FIG 16

THE VOICE ACTIVITY DETECTOR FOR INTEGRATED
TELECOMMUNICATIONS PROCESSING
Name inventor: Adam Steins
: 09038,104
Biskely, Sokoloff, Taylor & Zaitman LLP
1755 257 3800

The diagram illustrates the timing of frame reception and processing. A horizontal timeline at the top is marked with vertical ticks and labeled "Time". Below the timeline, three rectangular blocks represent the duration of different operations:

- Frame Reception:** The first block, labeled "Frame Reception", spans from the start of the timeline to the beginning of "Frame x".
- Frame x:** A block labeled "Frame x" represents the duration of the first frame being received. It is followed by a dashed line indicating a period of inactivity or delay.
- Frame Processing:** A block labeled "Frame Processing" spans from the end of "Frame x" to the beginning of "Frame x+1".
- Frame x:** A second block labeled "Frame x" represents the duration of the second frame being received. It is followed by a dashed line indicating a period of inactivity or delay.
- Frame x+1:** A block labeled "Frame x+1" represents the duration of the third frame being received.

The diagram shows that the processing of one frame (Frame x) occurs while the next frame (Frame x+1) is being received, indicating a pipelined or overlapping process.

FIG. 18

Time (arbitrary units)

Core Processor 1
200A

Core Processor 2
200B

...

Core Processor N
200N




FIG. 18 is a timing diagram showing the operation of the system. The diagram illustrates the sequence of operations for multiple core processors (1, 2, ..., N) over time. The vertical axis represents time in arbitrary units, and the horizontal axis represents the sequence of operations. The diagram shows that the core processors operate in parallel, with each processor performing a series of operations (Ch, Fr) over time. The operations are labeled with channel numbers (Ch) and frame numbers (Fr) and are associated with specific time slots (e.g., 801A, 801B, 801C, 801D, 801E for Core Processor 1).